#### Multi-output Functional Decomposition with Exploitation of Don't Cares

Christoph Scholl

Institute of Computer Science, Albert-Ludwigs-University 79110 Freiburg im Breisgau, Germany email: scholl@informatik.uni-freiburg.de

# Abstract

Functional decomposition is an important technique in logic synthesis, especially for the design of lookup table based FPGA architectures.

We present a method for functional decomposition with a novel concept for the exploitation of don't cares thereby combining two essential goals: the minimization of the numbers of decomposition functions in the current decomposition step and the extraction of common subfunctions for multi-output Boolean functions.

The exploitation of symmetries of Boolean functions plays an important role in our algorithm as a means to minimize the number of decomposition functions not only for the current decomposition step but also for the (recursive) decomposition algorithm as a whole.

Experimental results prove the effectiveness of our approach.

# 1 Introduction

Functional decomposition was introduced by Ashenhurst [1], Curtis [4], Roth and Karp [16, 7]. During last years functional decomposition attracted a lot of interest especially in connection with the design of lookup table based FPGA architectures (see e.g. [14, 8, 9, 10, 18, 24, 21]). Efficient functional decomposition methods based on Binary Decision Diagrams (BDDs) were proposed; there were improvements on the basic decomposition techniques with respect to the extraction of common sublogic in the decomposition of multi-output Boolean functions [11, 24, 21]. In [3, 2] a BDD based method was presented which computes extensions of incompletely specified single-output functions with a minimal number of decomposition functions in the current decomposition step.

The exploitation of don't cares is an important step in functional decomposition even for completely specified functions, since decomposition is applied recursively and at least at higher levels of the recursion we usually obtain incompletely specified functions.

In our decomposition procedure we use an improved method to exploit don't cares which does not only minimize communication complexity in the current decomposition step but has also an effect on the (recursive) decomposition of the decomposition functions in our procedure. We assign don't cares to maximize the number of symmetries to achieve this 'global' effect (see also [20]).

In addition we developed a new method for don't care assignment with respect to the computation of common decomposition functions of multi-output functions. This method is intended to increase the potential to share decomposition functions for several single-output functions.

Finally we apply the method of Chang and Marek-Sadowska [3, 2] to minimize the number of decomposition functions for single-output functions in the current decomposition step.

The crucial point in our don't care assignment concept is the fact that all steps in this procedure are compatible in the sense that one step does not destroy the results of the previous one.

The paper is organized as follows: In Section 2 we define basic notations. In Section 3 we briefly review our method to compute common decomposition functions for multi-output functions [21]. The role of symmetries in logic synthesis is investigated in Section 4 and our concept for don't care assignment is given in Section 5. In Section 6 experimental results are given and Section 7 concludes the paper.

# 2 Preliminaries

We restate some well–known definitions for decomposition of Boolean functions.

A single-output Boolean function  $f : \{0,1\}^n \rightarrow \{0,1\}$  with input variables  $x_1, \ldots, x_n$  is decomposed with respect to a subset  $\{x_1, \ldots, x_p\}$  (1 ofthe input variables according to Figure 1. The func $tions <math>\alpha_i : \{0,1\}^p \rightarrow \{0,1\}$   $(1 \le i \le r)$  are called *decomposition functions* and the function  $g : \{0,1\}^{r+q} \rightarrow \{0,1\}$  is called *composition function*.  $\{x_1, \ldots, x_p\}$ is called *bound set* and  $\{x_{p+1}, \ldots, x_n\}$  is called *free set.* f is said to be decomposable with respect to  $\{x_1, \ldots, x_p\}$ , if there is a decomposition with r < pdecomposition functions.

If the Boolean function is to be realized by an FPGA with  $n_{LUT}$ -input lookup tables and if  $p \leq n_{LUT}$ ,  $\alpha = (\alpha_1, \ldots, \alpha_r)$  can be realized by r lookup tables (similarly for g). If the number of inputs of  $\alpha$  or g is still too large, decomposition has to be applied recursively to  $\alpha$  and g.



Figure 1: Decomposition of  $f : \{0,1\}^n \to \{0,1\}$  with respect to  $\{x_1, \ldots, x_p\}$ .

Given the subset  $\{x_1, \ldots, x_p\}$  of the input variables, the minimum number r of decomposition functions is to be computed. To do so the notion of *compatible* bound set vertices was introduced [16]. Two bound set vertices  $\epsilon^{(1)}$  and  $\epsilon^{(2)} \in \{0,1\}^p$  are called compatible  $(\epsilon^{(1)} \equiv \epsilon^{(2)})$ , iff  $\forall \delta \in \{0,1\}^{n-p}$ :  $f(\epsilon^{(1)}, \delta) = f(\epsilon^{(2)}, \delta)$ . For completely specified functions compatibility forms an equivalence relation, which partitions  $\{0,1\}^p$  into equivalence classes, the so-called *compatible classes*. The number of different compatible classes is denoted by  $ncc(f, \{x_1, \ldots, x_p\})$ . It is easy to see that a decomposition with decomposition function  $\alpha = (\alpha_1, \ldots, \alpha_r)$ exists, iff  $\forall \epsilon^{(1)}, \epsilon^{(2)} \in \{0,1\}^p$ :  $\epsilon^{(1)} \not\equiv \epsilon^{(2)} \Longrightarrow \alpha(\epsilon^{(1)}) \not\equiv$  $\alpha(\epsilon^{(2)})$ . Thus, the minimum number of decomposition functions in the decomposition of f with respect to  $\{x_1, \ldots, x_p\}$  is  $\lceil \log_2(ncc(f, \{x_1, \ldots, x_p\})) \rceil$ .

to  $\{x_1, \ldots, x_p\}$  is  $\lceil \log_2(ncc(f, \{x_1, \ldots, x_p\})) \rceil$ . It is well-known that the number of compatible classes  $ncc(f, \{x_1, \ldots, x_p\})$  can be easily determined based on BDD representations, if the variables of the bound set  $\{x_1, \ldots, x_p\}$  are located before the variables of the free set in the BDD variable order [9].

#### 3 Multi-output Decomposition

In this section we will briefly review our method to decompose multi-output functions [21].

Given an *m*-output function  $f = (f_1, \ldots, f_m)$ :  $\{0, 1\}^n \to \{0, 1\}^m$  we have to compute *m* decompositions with respect to bound set  $\{x_1, \ldots, x_p\}$ 

$$f_i(x_1, \dots, x_n) = g_i(\alpha_1^{(i)}(x_1, \dots, x_p), \dots, \\ \alpha_{r_i}^{(i)}(x_1, \dots, x_p), x_{p+1}, \dots, x_n).$$

Unlike [10] we choose decompositions with minimal numbers of decomposition functions  $r_i = [\log_2(ncc(f_i, \{x_1, \ldots, x_p\}))]$  for each  $f_i$   $(1 \le i \le m)$ , since our goal is to minimize the number of inputs of decomposition functions and composition functions, such that they can be realized by one LUT as soon as possible. (In [10] the *total* number of decomposition functions for  $f_1, \ldots, f_m$  is minimized, but the number of inputs of  $g_i$  can be (much) larger than  $n - p + \lceil \log_2(ncc(f_i, \{x_1, \ldots, x_p\})) \rceil$ .) Thus,

under the condition  $r_i = \lceil \log_2(ncc(f_i, \{x_1, \ldots, x_p\})) \rceil$ we minimize the number of decomposition functions  $|| \prod_{i=1}^{m} \{\alpha_1^{(i)}, \ldots, \alpha_{r_i}^{(i)}\}|.$ 

$$\begin{split} |\bigcup_{i=1}^{m} \{\alpha_{1}^{(i)}, \ldots, \alpha_{r_{i}}^{(i)}\}|. \\ \text{This is done by a BDD based computation of common decomposition functions for subsets } \{f_{i_{1}}, \ldots, f_{i_{k}}\} \\ [21]. The computation is significantly sped up by a restriction of the search space to the so-called$$
*strict* $decomposition functions. A decomposition function <math>\alpha_{j}^{(i)}$  is called *strict*, iff  $\forall \epsilon^{(1)}, \epsilon^{(2)} \in \{0,1\}^{p}$ :  $\epsilon^{(1)} \equiv_{i} \epsilon^{(2)} \Longrightarrow \alpha_{j}^{(i)}(\epsilon^{(1)}) = \alpha_{j}^{(i)}(\epsilon^{(2)}). \ (\equiv_{i} \text{ is the compatibility relation for } f_{i}.) \end{split}$ 

However, the restriction to strict decomposition functions has not only this 'technical' reason. It can be shown, that strict decomposition functions preserve structural properties of the functions  $f_i$ , which is crucial for our decomposition algorithm (see Section 4).

#### 4 Symmetries

Logic synthesis can take advantage of symmetries of Boolean functions. In the decomposition approach, e.g., symmetries in the set of bound variables lead to smaller numbers of decomposition functions. For the extreme case of f being symmetric in the bound set  $\{x_1, \ldots, x_p\}$  (i.e. f does not change, if any pair of variables from  $\{x_1, \ldots, x_p\}$  is exchanged), it is easy to see that the number of decomposition functions needed in a decomposition with respect to  $\{x_1, \ldots, x_p\}$ is not larger than  $\lceil \log(p+1) \rceil$ . Analogous results hold when f is symmetric in not all pairs of variables from  $\{x_1, \ldots, x_p\}$ .

when j is symmetric in fact any  $\{x_1, \ldots, x_p\}$ . Strict decomposition functions have the property that they preserve symmetry properties: If f is symmetric in a pair  $x_i, x_j$  of variables from  $\{x_1, \ldots, x_p\}$ , then all strict decomposition functions of f are symmetric in  $x_i$  and  $x_j$ . This fact is also true for more general types of symmetry like G-symmetries in the bound set \*[6].

#### 5 Incompletely Specified Functions

If in a decomposition  $f(x_1, \ldots, x_n) = g(\alpha_1(x_1, \ldots, x_p), \ldots, \alpha_r(x_1, \ldots, x_p), x_{p+1}, \ldots, x_n)$ some codes  $(a_1, \ldots, a_r)$  do not occur in the image of  $\alpha$ , then  $(a_1, \ldots, a_r, \delta_1, \ldots, \delta_{n-p})$  is a don't care of g for all  $(\delta_1, \ldots, \delta_{n-p}) \in \{0, 1\}^{n-p}$ . Because of that we

<sup>\*</sup>G-symmetries in the bound set  $\{x_1, \ldots, x_p\}$  consist of all possible combinations of exchanges and negations of variables from  $\{x_1, \ldots, x_p\}$ . Various types of symmetries can be expressed as G-symmetries: Equivalence symmetry [5] in  $x_i$  and  $x_j$ , e.g., means that f does not change under application of the following sequence: negation of  $x_i$ , exchange of  $x_i$  and  $x_j$ , negation of  $x_i$ .

have to deal with incompletely specified functions during the recursive decomposition procedure, even if we start with completely specified functions.

Our concept to assign values to don't cares consists of three steps:

1. First of all, we assign don't cares in order to obtain as many symmetries as possible for the resulting function. As mentioned in the previous section this will lead to an reduction of the number of decomposition functions. There is not only an effect on the current decomposition step, but also on later (recursive) decompositions.

Don't care assignment to obtain symmetries can be done *before* the selection of a bound set for the decomposition. We then use symmetric sifting [12, 15] to determine a starting point of our search for good candidates for bound sets. During the search for a good bound set we exchange groups of symmetric variables.

The difficulty in the don't care assignment consists of the fact, that an assignment to obtain symmetry in a pair  $(x_i, x_j)$  can destroy symmetry in another pair  $(x_j, x_k)$ . Theory and an algorithm to solve this don't care assignment problem heuristically are given more detailed in [20]. We treat as well nonequivalence symmetry as equivalence symmetry [5].

2. In general, the functions to be decomposed have still don't cares after step 1. These remaining don't cares are assigned with respect to logic sharing. The don't care assignment takes into account that for a multi-output function  $f = (f_1, \ldots, f_m)$  the functions  $f_1, \ldots, f_m$  are decomposed with computation of common decomposition functions. We minimize not only the number of decomposition functions for the single-output functions  $f_i$ , but also the total number of decomposition functions to obtain as much logic sharing as possible.

To achieve this goal we propose to minimize a lower bound on the total number of decomposition functions of  $f_1, \ldots, f_m$ .

If  $f_1, \ldots, f_m$  are completely specified, a lower bound on the total number of decomposition functions is computed as follows:

Now we call two bound set vertices  $\epsilon^{(1)}$  and  $\epsilon^{(2)} \in \{0,1\}^p$  compatible  $(\epsilon^{(1)} \equiv \epsilon^{(2)})$ , iff for all  $1 \leq i \leq m$  and  $\forall \delta \in \{0,1\}^{n-p}$ :  $f_i(\epsilon^{(1)}, \delta) = f_i(\epsilon^{(2)}, \delta)$ . If  $ncc(f, \{x_1, \dots, x_p\})$ is the number of different compatible classes according to this definition of compatibility, a lower bound on the total number of decomposition functions of  $f_1, \dots, f_m$  is given by  $\lceil \log_2(ncc(f, \{x_1, \dots, x_p\})) \rceil$ . Let  $\{\alpha_1^{(i)}, \dots, \alpha_{r_i}^{(i)}\}$ be the set of decomposition functions for  $f_i$  $(r_i = \log_2(ncc(f_i, \{x_1, \dots, x_p\})) \rceil$  as defined in Section 2) and let  $r = |\bigcup_{i=1}^m \{\alpha_1^{(i)}, \dots, \alpha_{r_i}^{(i)}\}|$ be the total number of decomposition functions in the decomposition of  $f = (f_1, \dots, f_m)$ . Then we have  $\lceil \log_2(ncc(f, \{x_1, \ldots, x_p\})) \rceil \leq r \leq \sum_{i=1}^m \lceil \log_2(ncc(f_i, \{x_1, \ldots, x_p\})) \rceil = \sum_{i=1}^m r_i$ . Thus,  $\lceil \log_2(ncc(f, \{x_1, \ldots, x_p\})) \rceil$  is not only a lower bound on  $\sum_{i=1}^m r_i$ , but it also provides an estimation to what extent we can expect to find common decomposition functions in the decomposition of  $f_1, \ldots, f_m$ . If  $\lceil \log_2(ncc(f, \{x_1, \ldots, x_p\})) \rceil$  is small whereas  $\sum_{i=1}^m r_i$  is large, then we can hope that there is a large potential to share decomposition functions in the decomposition of the single-output functions  $f_i$ .

The minimization of this lower bound can be reduced to the computation of a graph (based on BDD representations of incompletely specified functions  $f_i$ ) and a solution of the minimum clique cover problem. All further details are omitted due to page limitation.

3. Finally we exploit remaining don't cares after step 2 to further minimize the number of decomposition functions for single-output functions  $f_i$  using the method of Chang and Marek-Sadowska [3].

We can prove that the don't care assignment of step 3 can not increase the lower bound from step 2. Moreover we can prove that the procedure does not destroy symmetries, if each group of symmetric variables is completely contained in the bound set or in the free set [19].

# 6 Experimental Results

#### 6.1 Arithmetic Functions

First of all we demonstrate that our automatic logic synthesis tool is able to produce competitive designs even for arithmetic functions which were already studied intensively using human intelligence.

Applied to adders of various operand lengths our tool automatically produces realizations which are very similar to the well-known conditional-sum adder [22]. Figure 2 shows the example of a two-input gate realization of an 8-bit adder generated by our tool. Differences in details even lead to a smaller number of gates for our realization (in the example of Figure 2 49 two-input gates compared to 90 two-input gates for the conditional-sum adder.)

We also applied our synthesis tool to partial multipliers, i.e. functions  $pm_n : \{0,1\}^{n^2} \to \{0,1\}^{2n}$  where the inputs are given by the bits of the *n* partial products<sup>†</sup> and the outputs are given by the 2n product bits.

Figure 3 shows the result for  $pm_4$ . The result can be interpreted as a new multiplier scheme with a 'columnwise' addition of the bits of the multiplication matrix. Note that the don't care assignment concept from Section 5 is essential for these results. A realization with-

<sup>&</sup>lt;sup>†</sup>i.e. conjunctions  $p_{i,j} = a_i b_j$  of bits of the operands  $(a_1, \ldots, a_n)$  and  $(b_1, \ldots, b_n)$ 



Figure 2: Automatically generated circuit for a 8-bit adder.

out this don't care assignment leads to a circuit with

75% more gates for  $pm_4$ , e.g.. A generalization of the principle to various operand lengths leads to a multiplier with  $8\frac{1}{3} \cdot n^2$  +  $O(n \log^2 n)$  two-input gates and depth  $5.13 \cdot \log n +$  $O(\log^* n \log \log n)$  (compared to  $10n^2 - 20n$  gates for the Wallace tree multiplier [23] with depth  $5 \log n - 5$ ).<sup>‡</sup>

#### 6.2**Benchmark** Circuits

We applied the decomposition procedure described above to several MCNC and ISCAS benchmarks to compute FPGA realizations for Xilinx XC3000 device (where the number of inputs of the lookup tables is  $n_{LUT} = 5$ ).

We compared the numbers of CLBs for our new algorithm mulop dc to the results of mulopII [21], where we didn't use any don't care assignment procedure<sup>§</sup>.

The results of Table 1 show a considerable reduction of CLB counts for our new algorithm. There are

reductions of CLB counts of up to 35% for alu2 and the overall reduction is more than 10%. Note that the benchmark functions are all completely specified functions and don't cares occur only at higher levels of the recursion. For this reason it is clear that improvements can be obtained only for larger benchmarks.

Finally, Table 2 shows a comparison between our tool  $mulop-dcII^{\P}$ , FGMap [8], mis-pga(new) [14, 17] and *IMODEC* [24] proving the advantages of our procedure.

#### 7 Conclusions

We presented a method for functional decomposition which combines the exploitation of don't cares with the exploitation of symmetries of Boolean functions and the extraction of common subfunctions for multioutput Boolean functions.

Åpplied to FPGA synthesis, our methods to exploit don't cares lead to considerable reductions of

 $<sup>\</sup>begin{array}{c} \hline \\ ^{\ddagger} \log^{\star}n := \min\{m \mid \log^{(m)}(n) \leq 1\} \text{ with } \log^{(0)}(n) := n \text{ and} \\ \log^{(i)}(n) := \log(\log^{(i-1)}(n)) \text{ for } i \in \mathbf{N} \\ \\ ^{\$} \text{All don't cares were assigned to 0.} \end{array}$ 

 $<sup>^{\</sup>P}\mathrm{CLB}\ \mathrm{counts}\ \mathrm{of}\ mulop\,\text{-}dcII\ \mathrm{in}\ \mathrm{Table}\ 2\ \mathrm{differ}\ \mathrm{from}\ \mathrm{CLB}\ \mathrm{counts}$ of mulop - dc in Table 1 because of a changed procedure to merge LUTs into CLBs (the merging problem is formulated as a maximum cardinality matching problem, as proposed in [13]).



Figure 3: Automatically generated circuit for a partial 4-bit multiplier.

|                      |     |     | Number of CLBs |                  |  |
|----------------------|-----|-----|----------------|------------------|--|
| Circuit              | i   | 0   | mulopII        | $mulop \cdot dc$ |  |
| 5xp1                 | 7   | 10  | 9              | 9                |  |
| 9 sym                | 9   | 1   | 7              | 7                |  |
| alu2                 | 10  | 6   | 51             | 33               |  |
| apex7                | 49  | 37  | 45             | 41               |  |
| b9                   | 41  | 21  | 30             | 28               |  |
| C499                 | 41  | 32  | 65             | 50               |  |
| C880                 | 60  | 26  | 87             | 71               |  |
| clip                 | 9   | 5   | 14             | 13               |  |
| count                | 35  | 16  | 26             | 26               |  |
| duke2                | 22  | 29  | 114            | 108              |  |
| e64                  | 65  | 65  | 55             | 55               |  |
| f51m                 | 8   | 8   | 8              | 8                |  |
| ${ m misex1}$        | 8   | 7   | 9              | 8                |  |
| ${ m misex2}$        | 25  | 18  | 24             | 24               |  |
| rd73                 | 7   | 3   | 5              | 5                |  |
| rd84                 | 8   | 4   | 8              | 8                |  |
| $\operatorname{rot}$ | 135 | 107 | 146            | 135              |  |
| sao2                 | 10  | 4   | 20             | 18               |  |
| vg2                  | 25  | 8   | 18             | 18               |  |
| $z\bar{4}ml$         | 7   | 4   | 4              | 4                |  |
| $\sum$ (total)       |     |     | 745            | 669              |  |

| Table 1:  | Compar  | rison of | CLB co   | ounts for | : XC3000 | de- |
|-----------|---------|----------|----------|-----------|----------|-----|
| vice with | out and | with do  | n't care | e exploit | ation.   |     |

|                      | <u>Number of CLBs</u> |              |              |        |  |  |  |
|----------------------|-----------------------|--------------|--------------|--------|--|--|--|
| Circuit              | mulop-dcII¶           | ${ m FGM}ap$ | mis-pga(new) | IMODEC |  |  |  |
| 5xp1                 | 9                     | 15           | 13           | 9      |  |  |  |
| $9 \mathrm{sym}$     | 7                     | 7            | 7            | 7      |  |  |  |
| alu2                 | 33                    | 53           | 96           | 46     |  |  |  |
| apex7                | 39                    | 47           | 43           | 41     |  |  |  |
| b9                   | 28                    | 27           | 32           | -      |  |  |  |
| C499                 | 50                    | 49           | 66           | 50     |  |  |  |
| C880                 | 71                    | 74           | 72           | 81     |  |  |  |
| clip                 | 13                    | 20           | 23           | 12     |  |  |  |
| count                | 24                    | 24           | 30           | 26     |  |  |  |
| duke2                | 101                   | 178          | 94           | 122    |  |  |  |
| e64                  | 50                    | 55           | 56           | 55     |  |  |  |
| f51m                 | 8                     | 11           | 15           | 8      |  |  |  |
| misex1               | 8                     | 8            | 9            | 9      |  |  |  |
| misex2               | 23                    | 21           | 25           | 21     |  |  |  |
| rd73                 | 5                     | 7            | 5            | 5      |  |  |  |
| rd84                 | 8                     | 12           | 9            | 8      |  |  |  |
| $\operatorname{rot}$ | 123                   | 194          | 143          | 127    |  |  |  |
| sao2                 | 18                    | 27           | 28           | 17     |  |  |  |
| vg2                  | 18                    | 23           | 18           | 19     |  |  |  |
| $z\breve{4}ml$       | 4                     | 5            | 4            | 4      |  |  |  |
| $\sum$ (subtot.)     | 612                   | 830          | 756          | 667    |  |  |  |
| $\sum$ (total)       | 640                   | 857          | 788          | -      |  |  |  |

Table 2: Comparison of CLB counts for XC3000 device between mulop-dcII, FGMap, mis-pga(new) and IMODEC

CLB counts even for completely specified benchmark functions, since incompletely specified functions arise during the recursive application of the decomposition procedure.

#### References

 R.L. Ashenhurst. The decomposition of switching functions. In Int'l Symp. on Theory Switching Funct., pages 74-116, 1959.

- [2] S. Chang, D. Cheng, and M. Marek-Sadowska. Minimizing ROBDD size of incompletely specified multiple output functions. In *European Design & Test Conf.*, pages 620-624, 1994.
- [3] S.-C. Chang and M. Marek-Sadowska. BDD representation of incompletely specified functions. In Int'l Workshop on Logic Synth., pages P6c:1-6, 1993.
- [4] H.A. Curtis. A generalized tree circuit. Journal of the ACM, 8:484-496, 1961.
- [5] C.R. Edwards and S.L. Hurst. A digital synthesis procedure under function symmetries and mapping methods. *IEEE Trans. on Comp.*, 27:985-997, 1978.
- [6] G. Hotz. Schaltkreistheorie. Walter de Gruyter, 1974.
- [7] R.M. Karp. Functional decomposition and switching circuit design. J. Soc. Indust. Appl. Math., 11(2):291-335, 1963.
- [8] Y.-T. Lai, K.-R. Pan, M. Pedram, and S. Sastry. FGMap: A technology mapping algorithm for look-up table type FPGAs based on function graphs. In *Int'l Workshop on Logic Synth.*, pages 9b1-9b4, 1993.
- [9] Y.-T. Lai, M. Pedram, and S.B.K. Vrudhula. BDD based decomposition of logic functions with application to FPGA synthesis. In *Design Automation Conf.*, pages 642-647, 1993.
- [10] Y.-T. Lai, M. Pedram, and S.B.K. Vrudhula. EVBDDbased algorithms for integer linear programming, spectral transformation, and function decomposition. *IEEE Trans.* on CAD, 13(8), 1994.
- [11] P. Molitor and C. Scholl. Communication Based Multilevel Synthesis for Multi-Output Boolean Functions. In Great Lakes Symp. VLSI, pages 101–104, 1994.
- [12] D. Möller, P. Molitor, and R. Drechsler. Symmetry based variable ordering for ROBDDs. *IFIP Workshop on Logic* and Architecture Synthesis, Grenoble, pages 47-53, 1994.
- [13] R. Murgai, Y. Nishizaki, N. Shenoy, R.K. Brayton, and A. Sangiovanni-Vincentelli. Logic synthesis for programmable gate arrays. In *Design Automation Conf.*, pages 620-625, 1990.
- [14] R. Murgai, N. Shenoy, R.K. Brayton, and A. Sangiovanni-Vincentelli. Improved logic synthesis algorithms for table look up architectures. In *Int'l Conf. on CAD*, pages 564– 567, 1991.
- [15] S. Panda, F. Somenzi, and B.F. Plessier. Symmetry detection and dynamic variable ordering of decision diagrams. In *Int'l Conf. on CAD*, pages 628-631, 1994.
- [16] J.P. Roth and R.M. Karp. Minimization over boolean graphs. *IBM J. Res. and Develop.*, 6(2):227-238, 1962.
- [17] A. Sangiovanni-Vincentelli, A.E. Gamal, and J. Rose. Synthesis methods for field programmable gate arrays. Proc. of the IEEE, 81:1057-1083, 1993.
- [18] T. Sasao. Logic Synthesis and Optimization. Kluwer Academic Publisher, 1993.
- [19] C. Scholl. Mehrstufige Logiksynthese unter Ausnutzung funktionaler Eigenschaften. PhD thesis, Universität des Saarlandes, 1996.
- [20] C. Scholl, S. Melchior, G. Hotz, and P. Molitor. Minimizing ROBDD sizes of incompletely specified functions by exploiting strong symmetries. In European Design & Test Conf., pages 229-234, 1997.
- [21] C. Scholl and P. Molitor. Communication Based FPGA Synthesis for Multi-Output Boolean Functions. In ASP Design Automation Conf., pages 279–287, 1995.
- [22] J. Slansky. Conditional-sum addition logic. IEEE Trans. on Electronic Comp., 9:226-231, 1960.
- [23] C.S. Wallace. A suggestion for a fast multiplier. IEEE Trans. on Comp., 13:14–17, 1964.
- [24] B. Wurth, K. Eckl, and K. Antreich. Functional multipleoutput decomposition: Theory and implicit algorithm. In *Design Automation Conf.*, pages 54–59, 1995.